always@(*)  in rtl code.
2 N, k1 y! k( Q( Z  [9 G; I# g' b' z4 B
always @(*)
& ]' d) X( v# p* k& }( `& t. q+ A         |: ?; Q3 x; M+ l0 q9 S% s# m- c
ncvlog: *E,EXPIDN (./src/rtl/cpu/cpu_reg_bus_mux.v,218|9): expecting an identifier [9.7.2(IEEE)].

ldv 4 not support and ldv5.1 support
5 b$ O2 f2 y' \but ldv5.1 support not well.for example wire array not suppot, if and case generate also not support.0 I) Q( K. _) Y% m" Q
so if not need, write code not use verilog 2001

Yes,I strongly agree with you